TY - GEN
T1 - Tutorial. Digital neurocomputing for signal/image processing
AU - Kung, S. Y.
PY - 1991
Y1 - 1991
N2 - The requirements on both the computations and storages for neural networks are extremely demanding. Neural information processing would be practical only when efficient and high-speed computing hardware can be made available. In this tutorial, we review several approaches to architecture and implementation of neural networks for signal and image processing. In Section 2, we shall discuss direct design of dedicated neural networks implemented by a variety of hardware technologies (e.g. CMOS, CCD). In Section 3, we introduce an indirect design approach based on matrix-based mapping methodology for systolic/wavefront array processor. The array processors mapping technique presented should be applicable to both programmable neurocomputer and dedictated digital or analog neural processing circuits. In Section 4, we survey several key general-purpose and system-oriented design. Key design examples of existing parallel processing neurocomputers are also discussed.
AB - The requirements on both the computations and storages for neural networks are extremely demanding. Neural information processing would be practical only when efficient and high-speed computing hardware can be made available. In this tutorial, we review several approaches to architecture and implementation of neural networks for signal and image processing. In Section 2, we shall discuss direct design of dedicated neural networks implemented by a variety of hardware technologies (e.g. CMOS, CCD). In Section 3, we introduce an indirect design approach based on matrix-based mapping methodology for systolic/wavefront array processor. The array processors mapping technique presented should be applicable to both programmable neurocomputer and dedictated digital or analog neural processing circuits. In Section 4, we survey several key general-purpose and system-oriented design. Key design examples of existing parallel processing neurocomputers are also discussed.
UR - http://www.scopus.com/inward/record.url?scp=0026284483&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0026284483&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0026284483
SN - 0780301188
T3 - Neural Networks for Signal Processing
SP - 616
EP - 644
BT - Neural Networks for Signal Processing
PB - Publ by IEEE
T2 - Proceedings of the 1991 Workshop on Neural Networks for Signal Processing - NNSP-91
Y2 - 30 September 1991 through 2 October 1991
ER -