Tuning instruction customisation for reconfigurable system-on-chip

Chun Hok Ho, Wayne Luk, Jakub M. Szefer, Ruby Bei-Loh Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the MicroBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International SOC Conference, SOCC 2009
Pages61-64
Number of pages4
DOIs
StatePublished - Dec 1 2009
EventIEEE International SOC Conference, SOCC 2009 - Belfast, Ireland
Duration: Sep 9 2009Sep 11 2009

Publication series

NameProceedings - IEEE International SOC Conference, SOCC 2009

Other

OtherIEEE International SOC Conference, SOCC 2009
CountryIreland
CityBelfast
Period9/9/099/11/09

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Tuning instruction customisation for reconfigurable system-on-chip'. Together they form a unique fingerprint.

  • Cite this

    Ho, C. H., Luk, W., Szefer, J. M., & Lee, R. B-L. (2009). Tuning instruction customisation for reconfigurable system-on-chip. In Proceedings - IEEE International SOC Conference, SOCC 2009 (pp. 61-64). [5398096] (Proceedings - IEEE International SOC Conference, SOCC 2009). https://doi.org/10.1109/SOCCON.2009.5398096