TIMING ANALYSIS AND DESIGN OPTIMIZATION OF VLSI DATA FLOW ARRAYS.
- S. Y. Kung
- , S. C. Lo
- , P. S. Lewis
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
8
Link opens in a new tab
Scopus
citations