TIMING ANALYSIS AND DESIGN OPTIMIZATION OF VLSI DATA FLOW ARRAYS.

S. Y. Kung, S. C. Lo, P. S. Lewis

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Scopus citations

Fingerprint Dive into the research topics of 'TIMING ANALYSIS AND DESIGN OPTIMIZATION OF VLSI DATA FLOW ARRAYS.'. Together they form a unique fingerprint.

Engineering & Materials Science