Teaching systems performance limitations through an integrated circuit fabrication laboratory

Duane L. Marcy, James C. Sturm

Research output: Contribution to journalConference article

Abstract

Because the physical implementation and hence performance limitation of many aspects of Electrical Engineering rely on the integrated circuit, all Princeton EE majors take a course to understand the fabrication and operation of ICs. In the lab portion of the course all students fabricate their own IC chip. The goal of the course is not to understand in depth the detail of the physical processes behind transistor operation or chip fabrication, but rather to show how basic analog, digital, and opto-electronic functions may be integrated onto a chip. The students test the circuits using needle probes and a microscope so they can see the circuit while measuring its limitations. Through lab and lecture the connections between the physical parameters, such as line width on a chip and system parameters such as power delay product (digital) or gain bandwidth product (analog) are developed.

Original languageEnglish (US)
JournalASEE Annual Conference Proceedings
StatePublished - Dec 1 1997
EventProceedings of the 1997 ASEE Annual Conference - Milwaukee, WI, USA
Duration: Jun 15 1997Jun 18 1997

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Teaching systems performance limitations through an integrated circuit fabrication laboratory'. Together they form a unique fingerprint.

  • Cite this