TAO-BIST: a framework for testability analysis and optimization of RTL circuits for BIST

Srivaths Ravi, Niraj K. Jha, Ganesh Lakshminarayana

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations

Fingerprint

Dive into the research topics of 'TAO-BIST: a framework for testability analysis and optimization of RTL circuits for BIST'. Together they form a unique fingerprint.

Engineering & Materials Science