Systolic applications for digital image/video processing applications

S. Y. Kung; R. W. Stewart; S. C. Lo

doi:10.1117/12.976520

Systolic applications for digital image/video processing applications

S. Y. Kung, R. W. Stewart, S. C. Lo

Research output: Contribution to journal › Article › peer-review

Abstract

This paper uses a powerful three stage mapping methodology to realize highly concurrent systolic array processor architectures for image processing. The paper addresses the issues of designing special purpose systolic image enhancement processors for edge detection and median filtering and designing configurable general purpose systolic signal processors for Kalman filtering and artificial neural networks. The latter two arrays can then be specifically configured for image restoration and other image processing problems.

Original language	English (US)
Pages (from-to)	308-320
Number of pages	13
Journal	Proceedings of SPIE - The International Society for Optical Engineering
Volume	845
DOIs	https://doi.org/10.1117/12.976520
State	Published - Oct 13 1987

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Computer Science Applications
Applied Mathematics
Electrical and Electronic Engineering

Access to Document

10.1117/12.976520

Cite this

@article{f3c5a4ea377749c8820addcf8f3d3188,

title = "Systolic applications for digital image/video processing applications",

abstract = "This paper uses a powerful three stage mapping methodology to realize highly concurrent systolic array processor architectures for image processing. The paper addresses the issues of designing special purpose systolic image enhancement processors for edge detection and median filtering and designing configurable general purpose systolic signal processors for Kalman filtering and artificial neural networks. The latter two arrays can then be specifically configured for image restoration and other image processing problems.",

author = "Kung, {S. Y.} and Stewart, {R. W.} and Lo, {S. C.}",

note = "Funding Information: This research was supported in part by the National Science Foundation under Grant ECS-82-13358, by the Semiconductor Research Corporation under USC SRC program, and by the Innovative Science and Technology Office of the Strategic Defense Initiative Organization and was administered through the Office of Naval Research under Contract No. N00014-85-K-0469 and N00014-85-K-0599. This authors wish to thank Mr J.N. Hwang and Dr R. Leahy for their help in writing this paper.",

year = "1987",

month = oct,

day = "13",

doi = "10.1117/12.976520",

language = "English (US)",

volume = "845",

pages = "308--320",

journal = "Proceedings of SPIE - The International Society for Optical Engineering",

issn = "0277-786X",

publisher = "SPIE",

}

TY - JOUR

T1 - Systolic applications for digital image/video processing applications

AU - Kung, S. Y.

AU - Stewart, R. W.

AU - Lo, S. C.

N1 - Funding Information: This research was supported in part by the National Science Foundation under Grant ECS-82-13358, by the Semiconductor Research Corporation under USC SRC program, and by the Innovative Science and Technology Office of the Strategic Defense Initiative Organization and was administered through the Office of Naval Research under Contract No. N00014-85-K-0469 and N00014-85-K-0599. This authors wish to thank Mr J.N. Hwang and Dr R. Leahy for their help in writing this paper.

PY - 1987/10/13

Y1 - 1987/10/13

N2 - This paper uses a powerful three stage mapping methodology to realize highly concurrent systolic array processor architectures for image processing. The paper addresses the issues of designing special purpose systolic image enhancement processors for edge detection and median filtering and designing configurable general purpose systolic signal processors for Kalman filtering and artificial neural networks. The latter two arrays can then be specifically configured for image restoration and other image processing problems.

AB - This paper uses a powerful three stage mapping methodology to realize highly concurrent systolic array processor architectures for image processing. The paper addresses the issues of designing special purpose systolic image enhancement processors for edge detection and median filtering and designing configurable general purpose systolic signal processors for Kalman filtering and artificial neural networks. The latter two arrays can then be specifically configured for image restoration and other image processing problems.

UR - http://www.scopus.com/inward/record.url?scp=84957482202&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84957482202&partnerID=8YFLogxK

U2 - 10.1117/12.976520

DO - 10.1117/12.976520

M3 - Article

AN - SCOPUS:84957482202

SN - 0277-786X

VL - 845

SP - 308

EP - 320

JO - Proceedings of SPIE - The International Society for Optical Engineering

JF - Proceedings of SPIE - The International Society for Optical Engineering

ER -

Systolic applications for digital image/video processing applications

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this