Survey of optimization techniques targeting low power VLSI circuits

Srinivas Devadas; Sharad Malik

Survey of optimization techniques targeting low power VLSI circuits

Srinivas Devadas, Sharad Malik

Research output: Contribution to journal › Conference article › peer-review

Abstract

We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are considered.

Original language	English (US)
Pages (from-to)	242-247
Number of pages	6
Journal	Proceedings - Design Automation Conference
State	Published - Jan 1 1995
Externally published	Yes
Event	Proceedings of the 32nd Design Automation Conference - San Francisco, CA, USA Duration: Jun 12 1995 → Jun 16 1995

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Control and Systems Engineering

Cite this

@article{c0e45f8d3957466e8a6de5c22c027619,

title = "Survey of optimization techniques targeting low power VLSI circuits",

abstract = "We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are considered.",

author = "Srinivas Devadas and Sharad Malik",

year = "1995",

month = jan,

day = "1",

language = "English (US)",

pages = "242--247",

journal = "Proceedings - Design Automation Conference",

issn = "0738-100X",

note = "Proceedings of the 32nd Design Automation Conference ; Conference date: 12-06-1995 Through 16-06-1995",

}

TY - JOUR

T1 - Survey of optimization techniques targeting low power VLSI circuits

AU - Devadas, Srinivas

AU - Malik, Sharad

PY - 1995/1/1

Y1 - 1995/1/1

N2 - We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are considered.

AB - We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are considered.

UR - http://www.scopus.com/inward/record.url?scp=0029233973&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029233973&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029233973

SN - 0738-100X

SP - 242

EP - 247

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

T2 - Proceedings of the 32nd Design Automation Conference

Y2 - 12 June 1995 through 16 June 1995

ER -

Survey of optimization techniques targeting low power VLSI circuits

Abstract

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this