TY - JOUR
T1 - SLOPES
T2 - Hardware-software cosynthesis of low-power real-time distributed embedded systems with dynamically reconfigurable FPGAs
AU - Shang, Li
AU - Dick, Robert P.
AU - Jha, Niraj K.
N1 - Funding Information:
Manuscript received June 11, 2004; revised June 2, 2005. This work was supported in part by the Defense Advanced Research Projects Agency (DARPA) under Contract DAAB07-00-C-L516 and in part by the National Science Foundation (NSF) under Award CNS-0347941. This paper was recommended by Associate Editor R. Gupta.
PY - 2007/3
Y1 - 2007/3
N2 - In this paper, we present a multiobjective hardware-software cosynthesis system, called SLOPES, for multirate low-power real-time distributed embedded systems consisting of dynamically reconfigurable field-programmable gate arrays (FPGAs), processors, and heterogeneous communication resources. This cosynthesis algorithm simultaneously optimizes system price and average power consumption. First, we present an evolutionary algorithm that automatically determines the quantities and types of system resources, assigns tasks to different potentially reconfigurable processing elements, and assigns communication events to communication resources. Second, we propose a dynamic priority multirate scheduling algorithm to determine the times at which all the tasks and communication events in the system occur. This two-dimensional scheduling algorithm determines task priorities based on real-time constraints and detailed frame-by-frame FPGA reconfiguration overhead information. Experimental results indicate that the proposed method reduces schedule length by an average of 34.3% and reconfiguration energy by an average of 40.4%, compared to a method that does not consider the effect of partial reconfiguration during synthesis. SLOPES yields multiple system architectures that tradeoff system price and average power consumption under real-time constraints.
AB - In this paper, we present a multiobjective hardware-software cosynthesis system, called SLOPES, for multirate low-power real-time distributed embedded systems consisting of dynamically reconfigurable field-programmable gate arrays (FPGAs), processors, and heterogeneous communication resources. This cosynthesis algorithm simultaneously optimizes system price and average power consumption. First, we present an evolutionary algorithm that automatically determines the quantities and types of system resources, assigns tasks to different potentially reconfigurable processing elements, and assigns communication events to communication resources. Second, we propose a dynamic priority multirate scheduling algorithm to determine the times at which all the tasks and communication events in the system occur. This two-dimensional scheduling algorithm determines task priorities based on real-time constraints and detailed frame-by-frame FPGA reconfiguration overhead information. Experimental results indicate that the proposed method reduces schedule length by an average of 34.3% and reconfiguration energy by an average of 40.4%, compared to a method that does not consider the effect of partial reconfiguration during synthesis. SLOPES yields multiple system architectures that tradeoff system price and average power consumption under real-time constraints.
KW - Hardware-software co-design
KW - Low-power design
KW - Reconfigurable architectures
KW - System-level synthesis
UR - http://www.scopus.com/inward/record.url?scp=33847750688&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33847750688&partnerID=8YFLogxK
U2 - 10.1109/TCAD.2006.883909
DO - 10.1109/TCAD.2006.883909
M3 - Article
AN - SCOPUS:33847750688
SN - 0278-0070
VL - 26
SP - 508
EP - 525
JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IS - 3
ER -