Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems

Jiong Luo; Li Shiuan Peh; Niraj Jha

doi:10.1109/DATE.2003.1253776

Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems

Jiong Luo, Li Shiuan Peh, Niraj Jha

Research output: Contribution to journal › Conference article › peer-review

19 Scopus citations

Abstract

Dynamic voltage scaling has been widely acknowledged as a powerful technique for trading off power consumption and delay for processors. Recently, variable-frequency (and variable-voltage) parallel and serial links have also been proposed, which can save link power consumption by exploiting variations in bandwidth requirement. In this paper, we address joint dynamic voltage scaling for variable-voltage processors and communication links in such systems. We propose a scheduling algorithm for real-time applications, with both data flow and control flow information captured. It performs efficient routing of communication events through multi-hops, as well as efficient slack allocation among heterogeneous processors and communication links to maximize energy savings, while meeting all real-time constraints.

Original language	English (US)
Article number	1253776
Pages (from-to)	1150-1151
Number of pages	2
Journal	Proceedings -Design, Automation and Test in Europe, DATE
DOIs	https://doi.org/10.1109/DATE.2003.1253776
State	Published - 2003
Event	Design, Automation and Test in Europe Conference and Exhibition, DATE 2003 - Munich, Germany Duration: Mar 3 2003 → Mar 7 2003

All Science Journal Classification (ASJC) codes

General Engineering

Access to Document

10.1109/DATE.2003.1253776

Cite this

@article{72dcc6b19ea94655880ef5a50d0d8a57,

title = "Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems",

abstract = "Dynamic voltage scaling has been widely acknowledged as a powerful technique for trading off power consumption and delay for processors. Recently, variable-frequency (and variable-voltage) parallel and serial links have also been proposed, which can save link power consumption by exploiting variations in bandwidth requirement. In this paper, we address joint dynamic voltage scaling for variable-voltage processors and communication links in such systems. We propose a scheduling algorithm for real-time applications, with both data flow and control flow information captured. It performs efficient routing of communication events through multi-hops, as well as efficient slack allocation among heterogeneous processors and communication links to maximize energy savings, while meeting all real-time constraints.",

author = "Jiong Luo and Peh, {Li Shiuan} and Niraj Jha",

year = "2003",

doi = "10.1109/DATE.2003.1253776",

language = "English (US)",

pages = "1150--1151",

journal = "Proceedings -Design, Automation and Test in Europe, DATE",

issn = "1530-1591",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Design, Automation and Test in Europe Conference and Exhibition, DATE 2003 ; Conference date: 03-03-2003 Through 07-03-2003",

}

TY - JOUR

T1 - Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems

AU - Luo, Jiong

AU - Peh, Li Shiuan

AU - Jha, Niraj

PY - 2003

Y1 - 2003

N2 - Dynamic voltage scaling has been widely acknowledged as a powerful technique for trading off power consumption and delay for processors. Recently, variable-frequency (and variable-voltage) parallel and serial links have also been proposed, which can save link power consumption by exploiting variations in bandwidth requirement. In this paper, we address joint dynamic voltage scaling for variable-voltage processors and communication links in such systems. We propose a scheduling algorithm for real-time applications, with both data flow and control flow information captured. It performs efficient routing of communication events through multi-hops, as well as efficient slack allocation among heterogeneous processors and communication links to maximize energy savings, while meeting all real-time constraints.

AB - Dynamic voltage scaling has been widely acknowledged as a powerful technique for trading off power consumption and delay for processors. Recently, variable-frequency (and variable-voltage) parallel and serial links have also been proposed, which can save link power consumption by exploiting variations in bandwidth requirement. In this paper, we address joint dynamic voltage scaling for variable-voltage processors and communication links in such systems. We propose a scheduling algorithm for real-time applications, with both data flow and control flow information captured. It performs efficient routing of communication events through multi-hops, as well as efficient slack allocation among heterogeneous processors and communication links to maximize energy savings, while meeting all real-time constraints.

UR - http://www.scopus.com/inward/record.url?scp=84893748657&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893748657&partnerID=8YFLogxK

U2 - 10.1109/DATE.2003.1253776

DO - 10.1109/DATE.2003.1253776

M3 - Conference article

AN - SCOPUS:84893748657

SN - 1530-1591

SP - 1150

EP - 1151

JO - Proceedings -Design, Automation and Test in Europe, DATE

JF - Proceedings -Design, Automation and Test in Europe, DATE

M1 - 1253776

T2 - Design, Automation and Test in Europe Conference and Exhibition, DATE 2003

Y2 - 3 March 2003 through 7 March 2003

ER -

Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this