Seizing the Bandwidth Scaling of On-Package Interconnect in a Post-Moore's Law World

Grigory Chirkov, David Wentzlaff

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

The slowing and forecasted end of Moore's Law have forced designers to look beyond simply adding transistors, encouraging them to employ other unused resources as a manner to increase chip performance. At the same time, in recent years, inter-die interconnect technologies made a huge leap forward, dramatically increasing the available bandwidth. While the end of Moore's Law will inevitably slow down the performance advances of single-die setups, interconnect technologies will likely continue to scale. We envision a future where designers must create ways to exploit interconnect utilization for better system performance.As an example of a feature that converts interconnect utilization into performance, we present Meduza - a write-update coherence protocol for future chiplet systems. Meduza extends previous write-update protocols to systems with multi-level cache hierarchies. Meduza improves execution speed in our benchmark suite by 19% when compared to the MESIF coherence protocol on a chiplet-based system. Moreover, Meduza promises even more advantages in future systems. This work shows that by exploiting excess interconnect bandwidth, there is significant potential for additional performance in modern and future chiplet systems.

Original languageEnglish (US)
Title of host publicationACM ICS 2023 - Proceedings of the International Conference on Supercomputing
PublisherAssociation for Computing Machinery
Pages410-422
Number of pages13
ISBN (Electronic)9798400700569
DOIs
StatePublished - Jun 21 2023
Event37th ACM International Conference on Supercomputing, ICS 2023 - Orlando, United States
Duration: Jun 21 2023Jun 23 2023

Publication series

NameProceedings of the International Conference on Supercomputing

Conference

Conference37th ACM International Conference on Supercomputing, ICS 2023
Country/TerritoryUnited States
CityOrlando
Period6/21/236/23/23

All Science Journal Classification (ASJC) codes

  • General Computer Science

Keywords

  • bandwidth
  • coherence
  • interconnect
  • multi-chiplet
  • multicore
  • scaling
  • write-update

Fingerprint

Dive into the research topics of 'Seizing the Bandwidth Scaling of On-Package Interconnect in a Post-Moore's Law World'. Together they form a unique fingerprint.

Cite this