Abstract
A lateral resonant tunneling field effect transistor has been fabricated with a gate electrode in the form of a railway such that the two rails form a lateral double barrier potential at the GaAs/AlGaAs interface. The ties confine the electrons in the third dimension forming an array of potential boxes or three dimensionally confined potential wells. The width of the ties and rails is 50nm; the spacings between the ties and between the two rails are 230nm and 150nm respectively. The ties are 750nm long and extend beyond the the two rails forming one dimensional wires on either side. Conductance oscillations are observed in the drain current at 4.2K as the gate voltage is scanned. Comparison with devices with a solid gate, and with a monorail gate with ties fabricated on the same wafer suggest that these conductance oscillations are electron resonant tunneling from one dimensional wires through the quasi-bound states of the three dimensionally confined potential wells. Comparison with a device with a two rail gate without ties (previously published) indicates that additional confinement due to the ties enhances the strength of the conductance oscillations.
Original language | English (US) |
---|---|
Pages (from-to) | 131-134 |
Number of pages | 4 |
Journal | Superlattices and Microstructures |
Volume | 7 |
Issue number | 2 |
DOIs | |
State | Published - 1990 |
Externally published | Yes |
All Science Journal Classification (ASJC) codes
- General Materials Science
- Condensed Matter Physics
- Electrical and Electronic Engineering