Register transfer level power optimization with emphasis on glitch analysis and reduction
- Anand Raghunathan
- , Sujit Dey
- , Niraj K. Jha
Research output: Contribution to journal › Article › peer-review
41
Link opens in a new tab
Scopus
citations