@inproceedings{62ebadebb19f4c26b163985b2b3eea4b,
title = "Refining instruction set architecture for high-performance multimedia processing in constrained environments",
abstract = "Multimedia processing in software has been significantly accelerated by the addition of subword-parallel instructions to the instruction set architectures (ISAs) of modem microprocessors. While some of these multimedia instructions are simple and effective, others are very complex, requiring large, special-purpose functional units that are not practical for constrained environments such as handheld multimedia information appliances. For such environments, low-power and low-cost are as important as the high performance required for real-time multimedia processing and the general-purpose programmability required to support an ever growing range of applications. In this paper, we introduce PLX, a concise ISA that selects the most useful features from the first two generations of multimedia instructions added to microprocessors, and explores new ISA features for high-performance yet low-cost multimedia processing with small footprint processors. PLX is unique in that it is designed from scratch as a fully subword-parallel architecture with novel features like datapath scalability from 32-bit to 128-bit words, and a new definition of predication for reducing conditional branches. We illustrate the use of PLX's architectural features with four frequently used multimedia kernels: discrete cosine transform, pixel padding, clip test and median filter. Our performance results show that a 64-bit PLX implementation achieves significant speedups compared to a basic 64-bit RISC processor and to IA-32 processors with MMX and SSE multimedia extensions. PLX's datapath scalability feature often provides an additional 2x speedup in a cost-effective way.",
keywords = "Acceleration, Computer architecture, Discrete cosine transforms, Home appliances, Instruction sets, Kernel, Microprocessors, Modems, Scalability, Testing",
author = "Lee, {R. B.} and Fiskiran, {A. M.} and Zhijie Shi and Xiao Yang",
note = "Publisher Copyright: {\textcopyright} 2002 IEEE.; IEEE International Conference on Application-Specific Systems, Architectures, and Processors, ASAP 2002 ; Conference date: 17-07-2002 Through 19-07-2002",
year = "2002",
doi = "10.1109/ASAP.2002.1030724",
language = "English (US)",
series = "Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "253--264",
editor = "Michael Schulte and Shuvra Bhattacharyya and Neil Burgess and Robert Schreiber",
booktitle = "Proceedings - IEEE International Conference on Application-Specific Systems, Architectures, and Processors, ASAP 2002",
address = "United States",
}