Prediction of interconnect delay in logic synthesis

Henry H.F. Jyu, Sharad Malik

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Fingerprint

Dive into the research topics of 'Prediction of interconnect delay in logic synthesis'. Together they form a unique fingerprint.

Keyphrases

Engineering