Power prediction for intel XScale® processors using performance monitoring unit events

Gilberto Contreras, Margaret Rose Martonosi

Research output: Contribution to journalConference article

206 Scopus citations

Abstract

This paper demonstrates a first-order, linear power estimation model that uses performance counters to estimate run-time CPU and memory power consumption of the Intel PXA255 processor. Our model uses a set of power weights that map hardware performance counter values to processor and memory power consumption. Power weights are derived offline once per processor voltage and frequency configuration using parameter estimation techniques. They can be applied in a dynamic voltage/frequency scaling environment by setting six descriptive parameters. We have tested our model using a wide selection of benchmarks including SPEC2000, Java CDC and Java CLDC programming environments. The accuracy is quite good; average estimated power consumption is within 4% of the measured average CPU power consumption. We believe such power estimation schemes can serve as a foundation for intelligent, power-aware embedded systems that dynamically adapt to the device's power consumption.

Original languageEnglish (US)
Pages (from-to)221-226
Number of pages6
JournalProceedings of the International Symposium on Low Power Electronics and Design
DOIs
StatePublished - Jan 1 2005
Event2005 International Symposium on Low Power Electronics and Design - San Diego, CA, United States
Duration: Aug 8 2005Aug 10 2005

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Keywords

  • Hardware Performance Counters
  • Power Estimation
  • Power Modeling
  • XScale

Fingerprint Dive into the research topics of 'Power prediction for intel XScale® processors using performance monitoring unit events'. Together they form a unique fingerprint.

Cite this