Power management in high-level synthesis

Ganesh Lakshminarayana, Anand Raghunathan, Niraj K. Jha, Sujit Dey

Research output: Contribution to journalArticle

21 Scopus citations

Abstract

In this paper,1 we present a power-management methodology targeted toward high-level synthesis of data-dominated behavioral descriptions. It is founded on the observation that variable assignment can significantly affect power-management opportunities in the synthesized architecture, i.e., variable assignment determines whether or not spurious operations get executed by functional units in the architecture. We introduce perfectly power managed architectures, whose functional units do not execute any spurious operations. We present a variable assignment technique which, when used in high-level synthesis, produces architectures which are perfectly power-managed. Unlike many previously proposed power-management techniques, our method does not add latches or any other circuitry in front of functional units or registers and is, therefore, free of the attendant performance penalty. Experimental results indicate savings of up to 52.5% (average 23.0%) in power consumption over already power-optimized architectures. The area overheads due to our technique are also low and averaged 2.5% for our examples.

Original languageEnglish (US)
Pages (from-to)7-15
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume7
Issue number1
DOIs
StatePublished - Dec 1 1999

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Keywords

  • Digital system design
  • High-level synthesis
  • Power management
  • Register sharing

Fingerprint Dive into the research topics of 'Power management in high-level synthesis'. Together they form a unique fingerprint.

  • Cite this