TY - JOUR
T1 - Power-efficient Interconnection Networks
T2 - Dynamic Voltage Scaling with Links
AU - Shang, Li
AU - Peh, Li Shiuan
AU - Jha, Niraj K.
PY - 2002/1/1
Y1 - 2002/1/1
N2 - Power consumption is a key issue in high- performance interconnection network design. Communication links, already a significant consumer of power now, will take up an ever larger portion of the power budget as demand for network bandwidth increases. In this paper, we motivate the use of dynamic voltage scaling (DVS) for links, where the frequency and voltage of links are dynamically adjusted to minimize power consumption. We propose a history-based DVS algorithm that judiciously adjusts DVS policies based on past link utilization. Despite very conservative assumptions about DVS link characteristics, our approach realizes up to 4.3X power savings (3.2X average), with just an average 27.4% latency increase and 2.5% throughput reduction. To the best of our knowledge, this is the first study that targets dynamic power optimization of interconnection networks.
AB - Power consumption is a key issue in high- performance interconnection network design. Communication links, already a significant consumer of power now, will take up an ever larger portion of the power budget as demand for network bandwidth increases. In this paper, we motivate the use of dynamic voltage scaling (DVS) for links, where the frequency and voltage of links are dynamically adjusted to minimize power consumption. We propose a history-based DVS algorithm that judiciously adjusts DVS policies based on past link utilization. Despite very conservative assumptions about DVS link characteristics, our approach realizes up to 4.3X power savings (3.2X average), with just an average 27.4% latency increase and 2.5% throughput reduction. To the best of our knowledge, this is the first study that targets dynamic power optimization of interconnection networks.
UR - http://www.scopus.com/inward/record.url?scp=85008055290&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85008055290&partnerID=8YFLogxK
U2 - 10.1109/L-CA.2002.10
DO - 10.1109/L-CA.2002.10
M3 - Article
AN - SCOPUS:85008055290
VL - 1
JO - IEEE Computer Architecture Letters
JF - IEEE Computer Architecture Letters
SN - 1556-6056
IS - 1
ER -