Power-efficient Interconnection Networks: Dynamic Voltage Scaling with Links

Li Shang, Li Shiuan Peh, Niraj K. Jha

Research output: Contribution to journalArticlepeer-review

47 Scopus citations


Power consumption is a key issue in high- performance interconnection network design. Communication links, already a significant consumer of power now, will take up an ever larger portion of the power budget as demand for network bandwidth increases. In this paper, we motivate the use of dynamic voltage scaling (DVS) for links, where the frequency and voltage of links are dynamically adjusted to minimize power consumption. We propose a history-based DVS algorithm that judiciously adjusts DVS policies based on past link utilization. Despite very conservative assumptions about DVS link characteristics, our approach realizes up to 4.3X power savings (3.2X average), with just an average 27.4% latency increase and 2.5% throughput reduction. To the best of our knowledge, this is the first study that targets dynamic power optimization of interconnection networks.

Original languageEnglish (US)
Pages (from-to)6
Number of pages1
JournalIEEE Computer Architecture Letters
Issue number1
StatePublished - 2002

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture


Dive into the research topics of 'Power-efficient Interconnection Networks: Dynamic Voltage Scaling with Links'. Together they form a unique fingerprint.

Cite this