Power analysis and low-power scheduling techniques for embedded DSP software

Mike Tien Chien Lee, Vivek Tiwari, Masahiro Fujita, Sharad Malik

Research output: Contribution to journalArticle

7 Scopus citations

Abstract

An instruction-level power analysis model is developed for an embedded DSP processor that is based on physical current measurements. Significant points of difference have been observed between the software power model for this custom DSP processor and the power models that have been developed earlier for some general-purpose commercial microprocessors. In particular, the effect of circuit state on the power cost of an instruction stream is more marked in the case of this DSP processor. In addition, the DSP processor has a special architectural feature that allows instruction to be packed into pairs. The energy reduction possible through the use of this feature is studied.

Original languageEnglish (US)
Pages (from-to)215-229
Number of pages15
JournalFujitsu Scientific and Technical Journal
Volume31
Issue number2
StatePublished - Dec 1 1995

All Science Journal Classification (ASJC) codes

  • Human-Computer Interaction
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Power analysis and low-power scheduling techniques for embedded DSP software'. Together they form a unique fingerprint.

Cite this