Permutation operations in block ciphers

R. B. Lee, R. L. Rivest, M. J.B. Robshaw, Z. J. Shi, Y. L. Yin

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

New and emerging applications can change the mix of operations commonly used within computer architectures. It is sometimes surprising when instruction-set architecture (ISA) innovations intended for one purpose are used for other (initially unintended) purposes. This chapter considers recent proposals for the processor support of families of bit-level permutations. From a processor architecture point of view, the ability to support very fast bit-level permutations may be viewed as a further validation of the basic word-orientation of processors, and their ability to support next-generation secure multimedia processing. However, bitwise permutations are also fundamental operations in many cryptographic primitives and we discuss the suitability of these new operations for cryptographic purposes.

Original languageEnglish (US)
Title of host publicationEmbedded Cryptographic Hardware
Subtitle of host publicationDesign and Security
PublisherNova Science Publishers, Inc.
Pages219-236
Number of pages18
ISBN (Print)1594541450, 9781594541452
StatePublished - Dec 1 2005

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Fingerprint Dive into the research topics of 'Permutation operations in block ciphers'. Together they form a unique fingerprint.

  • Cite this

    Lee, R. B., Rivest, R. L., Robshaw, M. J. B., Shi, Z. J., & Yin, Y. L. (2005). Permutation operations in block ciphers. In Embedded Cryptographic Hardware: Design and Security (pp. 219-236). Nova Science Publishers, Inc..