Performance Optimization of Pipelined Logic Circuits Using Peripheral Retiming and Resynthesis

Sharad Malik, Kanwar Jit Singh, Robert K. Brayton, Alberto Sangiovanni-Vincentelli

Research output: Contribution to journalArticlepeer-review

11 Scopus citations

Fingerprint

Dive into the research topics of 'Performance Optimization of Pipelined Logic Circuits Using Peripheral Retiming and Resynthesis'. Together they form a unique fingerprint.

Computer Science

Keyphrases