TY - JOUR
T1 - OpenPiton
T2 - An open source manycore research framework
AU - Balkind, Jonathan
AU - McKeown, Michael
AU - Fu, Yaosheng
AU - Nguyen, Tri
AU - Zhou, Yanqi
AU - Lavrov, Alexey
AU - Shahrad, Mohammad
AU - Fuchs, Adi
AU - Payne, Samuel
AU - Liang, Xiaohua
AU - Matl, Matthew
AU - Wentzlaff, David
N1 - Publisher Copyright:
© 2016 ACM.
PY - 2016/4
Y1 - 2016/4
N2 - Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.
AB - Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.
KW - Manycore
KW - Multicore
KW - Open-source
UR - http://www.scopus.com/inward/record.url?scp=85101462957&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85101462957&partnerID=8YFLogxK
U2 - 10.1145/2872362.2872414
DO - 10.1145/2872362.2872414
M3 - Article
AN - SCOPUS:85101462957
SN - 1523-2867
VL - 51
SP - 217
EP - 232
JO - ACM SIGPLAN Notices
JF - ACM SIGPLAN Notices
IS - 4
ER -