ON FAULT-TOLERANCE IN ARRAY PROCESSORS.

Sun-Yuan Kung, D. D'Souza, J. T. Johl

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

A fault-tolerant model is developed for array processors. This model is used in analyzing the reliability of fully decoupled arrays. Other interconnection structures for constructing fault-tolerant arrays are investigated. It is found that the wavefront processing model offers advantages in achieving run-time tolerance.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages764-768
Number of pages5
ISBN (Print)0818606428
StatePublished - Dec 1 1985
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'ON FAULT-TOLERANCE IN ARRAY PROCESSORS.'. Together they form a unique fingerprint.

  • Cite this

    Kung, S-Y., D'Souza, D., & Johl, J. T. (1985). ON FAULT-TOLERANCE IN ARRAY PROCESSORS. In Unknown Host Publication Title (pp. 764-768). IEEE.