TY - GEN
T1 - NanoMap
T2 - 2007 44th ACM/IEEE Design Automation Conference, DAC'07
AU - Zhang, Wei
AU - Shang, Li
AU - Jha, Niraj K.
PY - 2007
Y1 - 2007
N2 - NATURE is a recently developed hybrid nano/CMOS reconfigurable architecture. It consists of complementary metaloxide semiconductor (CMOS) reconfigurable logic and interconnect fabric, and carbon nanotube-based non-volatile on-chip configuration memory. Compared to existing CMOS-based field-programmable gate arrays (FPGAs), NATURE increases logic density by more than an order of magnitude and offers cycle-by-cycle run-time reconfiguration capability. As opposed to some other recently proposed hybrid nano/CMOS designs, which mostly rely on the not-yet-mature self-assembly fabrication process, NATURE is compatible with mainstream photolithography fabrication techniques. Thus, NATURE offers a commercially feasible technology with high performance, superior integration density, and excellent run-time flexibility. In this paper, we present an integrated design and optimization platform for NATURE, called NanoMap. Given an input design specified in register-transfer level (RTL) and/or gate-level VHDL, NanoMap optimizes and implements the design on NATURE through logic mapping, temporal clustering, placement, and routing. NATURE offers a highlyefficient computation model, called temporal logic folding. A logic circuit can be arbitrarily folded into a sequence of logic stages, which temporally share and execute on the same hardware resource using fine-grain run-time reconfiguration. To effectively leverage this feature, we propose and develop novel mapping techniques which can automatically explore and identify the best temporal logic folding configuration, targeting area, delay or area-delay product. It uses a forcedirected scheduling technique to optimize and balance resource usage across different folding cycles. It provides significant design flexibility in performing area-delay tradeoffs under various user-specified constraints. Experimental results demonstrate that NanoMap can judiciously trade off area and delay, and effectively exploit the different features of NATURE.
AB - NATURE is a recently developed hybrid nano/CMOS reconfigurable architecture. It consists of complementary metaloxide semiconductor (CMOS) reconfigurable logic and interconnect fabric, and carbon nanotube-based non-volatile on-chip configuration memory. Compared to existing CMOS-based field-programmable gate arrays (FPGAs), NATURE increases logic density by more than an order of magnitude and offers cycle-by-cycle run-time reconfiguration capability. As opposed to some other recently proposed hybrid nano/CMOS designs, which mostly rely on the not-yet-mature self-assembly fabrication process, NATURE is compatible with mainstream photolithography fabrication techniques. Thus, NATURE offers a commercially feasible technology with high performance, superior integration density, and excellent run-time flexibility. In this paper, we present an integrated design and optimization platform for NATURE, called NanoMap. Given an input design specified in register-transfer level (RTL) and/or gate-level VHDL, NanoMap optimizes and implements the design on NATURE through logic mapping, temporal clustering, placement, and routing. NATURE offers a highlyefficient computation model, called temporal logic folding. A logic circuit can be arbitrarily folded into a sequence of logic stages, which temporally share and execute on the same hardware resource using fine-grain run-time reconfiguration. To effectively leverage this feature, we propose and develop novel mapping techniques which can automatically explore and identify the best temporal logic folding configuration, targeting area, delay or area-delay product. It uses a forcedirected scheduling technique to optimize and balance resource usage across different folding cycles. It provides significant design flexibility in performing area-delay tradeoffs under various user-specified constraints. Experimental results demonstrate that NanoMap can judiciously trade off area and delay, and effectively exploit the different features of NATURE.
KW - Dynamic reconfiguration
KW - Logic folding
KW - Logic mapping
KW - NATURE
KW - NRAM
UR - http://www.scopus.com/inward/record.url?scp=34547264300&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34547264300&partnerID=8YFLogxK
U2 - 10.1109/DAC.2007.375176
DO - 10.1109/DAC.2007.375176
M3 - Conference contribution
AN - SCOPUS:34547264300
SN - 1595936270
SN - 9781595936271
T3 - Proceedings - Design Automation Conference
SP - 300
EP - 305
BT - 2007 44th ACM/IEEE Design Automation Conference, DAC'07
Y2 - 4 June 2007 through 8 June 2007
ER -