Multitrack Power Factor Correction Architecture

Minjie Chen, Sombuddha Chakraborty, David J. Perreault

Research output: Contribution to journalArticle

7 Scopus citations

Abstract

Single-phase universal-input ac-dc converters are needed in a wide range of applications. This paper presents a novel power factor correction (PFC) architecture that can achieve high-power density and high efficiency for grid-interface power electronics. The multitrack PFC architecture reduces the internal device voltage stress of the power converter subsystems, allowing PFC circuits to maintain zero-voltage-switching at high frequency (1 MHz-4 MHz) across universal input voltage range (85 V ac-265 V ac). The high performance of the power converter is enabled by delivering power in multiple stacked voltage domains and reconfiguring the power processing paths depending on the input voltage. This multitrack concept can be used together with many other design techniques for PFC systems to create mutual advantages in many function blocks. A prototype 150 W, universal ac input, 12 V dc output, isolated multitrack PFC system with a power density of 50 W/in3, and a peak end-to-end efficiency of 92% has been built and tested to verify the effectiveness of the multitrack PFC architecture.

Original languageEnglish (US)
Article number8385184
Pages (from-to)2454-2466
Number of pages13
JournalIEEE Transactions on Power Electronics
Volume34
Issue number3
DOIs
StatePublished - Mar 2019

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Keywords

  • AC-DC power conversion
  • grid-tied power electronics
  • multitrack architecture
  • power factor correction (PFC)

Fingerprint Dive into the research topics of 'Multitrack Power Factor Correction Architecture'. Together they form a unique fingerprint.

  • Cite this