Multimedia instructions in ia-64

Ruby B. Lee, A. Murat Fiskiran, Abdulla Bubshait

Research output: Contribution to journalArticlepeer-review

9 Scopus citations


We discuss the integer and floating-point multimedia instructions in the IA-64 instruction-set architecture (ISA). These multimedia instructions implement subword parallelism, also called packed parallelism or microSIMD parallelism. They are both a subset and a superset of the multimedia instructions from the predecessor architectures: MMX, SSE and SSE-2 from the IA-32 architecture, and MAX and MAX-2 from the PARISC architecture. We discuss the novel subword permutation instructions that are new in the IA-64, and their effectiveness, in combination with the subword arithmetic instructions, for speeding up multimedia programs. These packed arithmetic and permutation instructions can also be used in media processors and DSPs for very fast and cost-effective multimedia processing.

Original languageEnglish (US)
Article number1237694
Pages (from-to)214-217
Number of pages4
JournalProceedings - IEEE International Conference on Multimedia and Expo
StatePublished - 2001

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Computer Science Applications


Dive into the research topics of 'Multimedia instructions in ia-64'. Together they form a unique fingerprint.

Cite this