Micro-architecture issues of predicated execution

Zhenghong Wang; Ruby B. Lee

Micro-architecture issues of predicated execution

Zhenghong Wang, Ruby B. Lee

Research output: Contribution to journal › Conference article › peer-review

Abstract

Predicated execution appears to be a promising way to exploit more Instruction Level Parallelism. By eliminating conditional branches, branch penalties can be reduced and the size of basic blocks can be increased, further facilitating compiler optimizations. Past work on predicated execution focused almost entirely on compiler issues. In this paper, we analyze the impact of predicated execution on the pipeline control of out-of-order and in-order superscalar machines. We show problems arising in implementing predication and propose both conservative and aggressive solutions.

Original language	English (US)
Pages (from-to)	349-354
Number of pages	6
Journal	Conference Record of the Asilomar Conference on Signals, Systems and Computers
Volume	1
State	Published - 2003
Event	Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, United States Duration: Nov 9 2003 → Nov 12 2003

All Science Journal Classification (ASJC) codes

Signal Processing
Computer Networks and Communications

Cite this

@article{b871ab9918284437b67efe5bf4e19b19,

title = "Micro-architecture issues of predicated execution",

abstract = "Predicated execution appears to be a promising way to exploit more Instruction Level Parallelism. By eliminating conditional branches, branch penalties can be reduced and the size of basic blocks can be increased, further facilitating compiler optimizations. Past work on predicated execution focused almost entirely on compiler issues. In this paper, we analyze the impact of predicated execution on the pipeline control of out-of-order and in-order superscalar machines. We show problems arising in implementing predication and propose both conservative and aggressive solutions.",

author = "Zhenghong Wang and Lee, {Ruby B.}",

year = "2003",

language = "English (US)",

volume = "1",

pages = "349--354",

journal = "Conference Record of the Asilomar Conference on Signals, Systems and Computers",

issn = "1058-6393",

publisher = "IEEE Computer Society",

note = "Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers ; Conference date: 09-11-2003 Through 12-11-2003",

}

TY - JOUR

T1 - Micro-architecture issues of predicated execution

AU - Wang, Zhenghong

AU - Lee, Ruby B.

PY - 2003

Y1 - 2003

N2 - Predicated execution appears to be a promising way to exploit more Instruction Level Parallelism. By eliminating conditional branches, branch penalties can be reduced and the size of basic blocks can be increased, further facilitating compiler optimizations. Past work on predicated execution focused almost entirely on compiler issues. In this paper, we analyze the impact of predicated execution on the pipeline control of out-of-order and in-order superscalar machines. We show problems arising in implementing predication and propose both conservative and aggressive solutions.

AB - Predicated execution appears to be a promising way to exploit more Instruction Level Parallelism. By eliminating conditional branches, branch penalties can be reduced and the size of basic blocks can be increased, further facilitating compiler optimizations. Past work on predicated execution focused almost entirely on compiler issues. In this paper, we analyze the impact of predicated execution on the pipeline control of out-of-order and in-order superscalar machines. We show problems arising in implementing predication and propose both conservative and aggressive solutions.

UR - http://www.scopus.com/inward/record.url?scp=4143082450&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4143082450&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:4143082450

SN - 1058-6393

VL - 1

SP - 349

EP - 354

JO - Conference Record of the Asilomar Conference on Signals, Systems and Computers

JF - Conference Record of the Asilomar Conference on Signals, Systems and Computers

T2 - Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers

Y2 - 9 November 2003 through 12 November 2003

ER -

Micro-architecture issues of predicated execution

Abstract

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this