Memory binding for performance optimization of control-flow intensive behavioral descriptions

Kamal S. Khouri, Ganesh Lakshminarayana, Niraj Kumar Jha

Research output: Contribution to journalArticle

6 Scopus citations

Abstract

This paper presents a memory binding algorithm for behaviors, used in application-specific integrated circuits (ASICs), that are characterized by the presence of conditionals and deeply nested loops that access memory extensively through arrays. Unlike previous works, this algorithm examines the effects of branch probabilities and allocation constraints. First, we demonstrate, through examples, the importance of incorporating branch probabilities and allocation constraint information when searching for a performance-efficient memory binding. We also show the interdependence of these two factors and how varying one without considering the other may greatly affect the performance of the behavior. Second, we introduce a memory binding algorithm that has the ability to examine numerous bindings by employing an efficient performance estimation procedure. The estimation procedure exploits locality of execution, which is an inherent characteristic of target behaviors. This enables the performance estimation technique to look at the global impact of the different bindings, given the allocation constraints. We tested our algorithm using a number of benchmarks from the parallel computing domain. A series of experiments demonstrates the algorithm's ability to produce bindings that optimize performance, meet memory allocation constraints, and adapt to different resource constraints and branch probabilities. One limitation of our algorithm is that, in its current form, it is not well suited for system-on-a-chip synthesis where there is complex communication between general-purpose microprocessors that use custom-designed arrays. Results show that the algorithm requires 41% fewer memories with a performance loss of only 0.2% when compared to a parallel memory architecture. When compared to the best of a series of random memory bindings, the algorithm improves schedule performance by 22%.

Original languageEnglish (US)
Pages (from-to)513-523
Number of pages11
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume13
Issue number5
DOIs
StatePublished - May 1 2005

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Keywords

  • Behavioral synthesis
  • Binding
  • Control-flow intesive designs
  • High-level synthesis
  • Memory optimization

Fingerprint Dive into the research topics of 'Memory binding for performance optimization of control-flow intensive behavioral descriptions'. Together they form a unique fingerprint.

Cite this