Maximum frequency of operation of CMOS static frequency dividers: Theory and design techniques

Kaushik Sengupta, Hossein Hashemi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Scopus citations

Abstract

This paper presents a theoretical analysis of the maximum frequency of operation of CMOS static frequency dividers. The approach is based on the transient analysis of output voltages derived from differential equations of the large-signal model of the circuit. Tradeoffs and design techniques for very high frequency dividers have been discussed on the basis of the derived expression. An inductor-less 45 GHz divider and a shunt-peaked 60 GHz divider have been designed in 0.13 μm process following the suggested design techniques. Detailed simulaton results have been presented.

Original languageEnglish (US)
Title of host publicationICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems
Pages584-587
Number of pages4
DOIs
StatePublished - Dec 1 2006
Externally publishedYes
EventICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems - Nice, France
Duration: Dec 10 2006Dec 13 2006

Publication series

NameProceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Other

OtherICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems
Country/TerritoryFrance
CityNice
Period12/10/0612/13/06

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Maximum frequency of operation of CMOS static frequency dividers: Theory and design techniques'. Together they form a unique fingerprint.

Cite this