Leakage Current Modeling of Series-Connected Thin Film Transistors

J. C. Sturm; I. W. Wu; M. Hack

doi:10.1109/16.398673

Leakage Current Modeling of Series-Connected Thin Film Transistors

J. C. Sturm, I. W. Wu, M. Hack

Research output: Contribution to journal › Article

5 Scopus citations

Abstract

The leakage current of an arbitrary number of series-connected polysilicon Thin Film Transistors (TFT's) with a common gate is shown to be easily computed from the I-V characteristics of a single FET for the first time, both by an analytical model and by graphical techniques. Good agreement with experimental data is obtained for drain biases greater than ~1 V. The work is also applicable to single crystal Silicon-On-Insulator (SOI) TFT's.

Original language	English (US)
Pages (from-to)	1561-1563
Number of pages	3
Journal	IEEE Transactions on Electron Devices
Volume	42
Issue number	8
DOIs	https://doi.org/10.1109/16.398673
State	Published - Aug 1995

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/16.398673

Fingerprint Dive into the research topics of 'Leakage Current Modeling of Series-Connected Thin Film Transistors'. Together they form a unique fingerprint.

Cite this

Sturm, J. C., Wu, I. W., & Hack, M. (1995). Leakage Current Modeling of Series-Connected Thin Film Transistors. IEEE Transactions on Electron Devices, 42(8), 1561-1563. https://doi.org/10.1109/16.398673

@article{3e26b5ed739f4f47a8894bf4bb5d39d9,

title = "Leakage Current Modeling of Series-Connected Thin Film Transistors",

abstract = "The leakage current of an arbitrary number of series-connected polysilicon Thin Film Transistors (TFT's) with a common gate is shown to be easily computed from the I-V characteristics of a single FET for the first time, both by an analytical model and by graphical techniques. Good agreement with experimental data is obtained for drain biases greater than ~1 V. The work is also applicable to single crystal Silicon-On-Insulator (SOI) TFT's.",

author = "Sturm, {J. C.} and Wu, {I. W.} and M. Hack",

year = "1995",

month = aug,

doi = "10.1109/16.398673",

language = "English (US)",

volume = "42",

pages = "1561--1563",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "8",

}

TY - JOUR

T1 - Leakage Current Modeling of Series-Connected Thin Film Transistors

AU - Sturm, J. C.

AU - Wu, I. W.

AU - Hack, M.

PY - 1995/8

Y1 - 1995/8

N2 - The leakage current of an arbitrary number of series-connected polysilicon Thin Film Transistors (TFT's) with a common gate is shown to be easily computed from the I-V characteristics of a single FET for the first time, both by an analytical model and by graphical techniques. Good agreement with experimental data is obtained for drain biases greater than ~1 V. The work is also applicable to single crystal Silicon-On-Insulator (SOI) TFT's.

AB - The leakage current of an arbitrary number of series-connected polysilicon Thin Film Transistors (TFT's) with a common gate is shown to be easily computed from the I-V characteristics of a single FET for the first time, both by an analytical model and by graphical techniques. Good agreement with experimental data is obtained for drain biases greater than ~1 V. The work is also applicable to single crystal Silicon-On-Insulator (SOI) TFT's.

UR - http://www.scopus.com/inward/record.url?scp=0029358320&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029358320&partnerID=8YFLogxK

U2 - 10.1109/16.398673

DO - 10.1109/16.398673

M3 - Article

AN - SCOPUS:0029358320

VL - 42

SP - 1561

EP - 1563

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 8

ER -