Implicit enumeration techniques applied to asynchronous circuit verification

Raul Camposano, Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The authors address the problem of verifying that the gate-level implementation of an asynchronous circuit, with given or extracted bounds on wire and gate delays, is equivalent to a specification of the asynchronous circuit behavior described as a classical flow table. They give a procedure to extract the complete set of possible flow tables from a gate-level description of an asynchronous circuit under the bounded wire delay model. Given an extracted flow table and the initial flow table specification, procedures are outlined to construct a product flow table to check for machine equivalence. Assuming discretized gate delays, it is shown that implicit enumeration techniques based on binary decision diagram representations can be used to efficiently verify asynchronous circuits.

Original languageEnglish (US)
Title of host publicationProceedings of the 26th Hawaii International Conference on System Sciences, HICSS 1993
PublisherIEEE Computer Society
Pages300-309
Number of pages10
ISBN (Electronic)0818632305
DOIs
StatePublished - Jan 1 1993
Event26th Hawaii International Conference on System Sciences, HICSS 1993 - Wailea, United States
Duration: Jan 8 1993 → …

Publication series

NameProceedings of the Annual Hawaii International Conference on System Sciences
Volume1
ISSN (Print)1530-1605

Conference

Conference26th Hawaii International Conference on System Sciences, HICSS 1993
CountryUnited States
CityWailea
Period1/8/93 → …

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Implicit enumeration techniques applied to asynchronous circuit verification'. Together they form a unique fingerprint.

  • Cite this

    Camposano, R., Devadas, S., Keutzer, K., Malik, S., & Wang, A. (1993). Implicit enumeration techniques applied to asynchronous circuit verification. In Proceedings of the 26th Hawaii International Conference on System Sciences, HICSS 1993 (pp. 300-309). [270635] (Proceedings of the Annual Hawaii International Conference on System Sciences; Vol. 1). IEEE Computer Society. https://doi.org/10.1109/HICSS.1993.270635