Glitch analysis and reduction in register transfer level power optimization

Anand Raghunathan, Sujit Dey, Niraj K. Jha

Research output: Chapter in Book/Report/Conference proceedingChapter

Fingerprint Dive into the research topics of 'Glitch analysis and reduction in register transfer level power optimization'. Together they form a unique fingerprint.

Engineering & Materials Science