Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables
- Yu Zeng
- , Bo Yuan Huang
- , Hongce Zhang
- , Aarti Gupta
- , Sharad Malik
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
10
Link opens in a new tab
Scopus
citations