Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables

Yu Zeng, Bo Yuan Huang, Hongce Zhang, Aarti Gupta, Sharad Malik

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Fingerprint

Dive into the research topics of 'Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables'. Together they form a unique fingerprint.

Engineering & Materials Science