FPGA-based SAT solver architecture with near-zero synthesis and layout overhead

P. Zhong, Margaret Rose Martonosi, P. Ashar

Research output: Contribution to journalArticlepeer-review

23 Scopus citations

Fingerprint

Dive into the research topics of 'FPGA-based SAT solver architecture with near-zero synthesis and layout overhead'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science