Formal control techniques for power-performance management

Qiang Wu, Philo Juang, Margaret Rose Martonosi, Li Shiuan Peh, Douglas W. Clark

Research output: Contribution to journalArticle

76 Scopus citations

Abstract

These techniques determine when to speed up a processor to reach performance targets and when to slow it down to save energy. They use dynamic voltage and frequency scaling to balance speed and avoid worst case frequency limitations for both multiple-clock-domain and chip multiprocessors.

Original languageEnglish (US)
Pages (from-to)52-62
Number of pages11
JournalIEEE Micro
Volume25
Issue number5
DOIs
StatePublished - Sep 1 2005

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Formal control techniques for power-performance management'. Together they form a unique fingerprint.

  • Cite this