FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks

Chun Yi Lee, Niraj K. Jha

Research output: Contribution to journalArticlepeer-review

24 Scopus citations

Fingerprint

Dive into the research topics of 'FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks'. Together they form a unique fingerprint.

Engineering & Materials Science