FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks

Chun Yi Lee, Niraj K. Jha

Research output: Contribution to journal › Article › peer-review

25 Scopus citations

Fingerprint

Dive into the research topics of 'FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks'. Together they form a unique fingerprint.

Keyphrases

Engineering

Chemical Engineering

Computer Science