Fast FinFET Device Simulation under Process-Voltage Variations Using an Assisted Speed-Up Mechanism
- Sourindra Chaudhuri
- , Ajay N. Bhoj
- , Debajit Bhattacharya
- , Niraj K. Jha
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
4
Link opens in a new tab
Scopus
citations