Skip to main navigation Skip to search Skip to main content

Fast FinFET Device Simulation under Process-Voltage Variations Using an Assisted Speed-Up Mechanism

  • Sourindra Chaudhuri
  • , Ajay N. Bhoj
  • , Debajit Bhattacharya
  • , Niraj K. Jha

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Fingerprint

Dive into the research topics of 'Fast FinFET Device Simulation under Process-Voltage Variations Using an Assisted Speed-Up Mechanism'. Together they form a unique fingerprint.
Sort by

Keyphrases

Material Science