TY - GEN
T1 - Exploring the design space of power-aware opto-electronic networked systems
AU - Chen, Xuning
AU - Peh, Li Shiuan
AU - Wei, Gu Yeon
AU - Huang, Yue Kai
AU - Prucnal, Paul
PY - 2005
Y1 - 2005
N2 - As microprocessors become increasingly interconnected, the power consumed by the interconnection network can no longer be ignored. Moreover, with demand for link bandwidth increasing, optical links are replacing electrical links in inter-chassis and inter-board environments. As a result, the power dissipation of optical links is becoming as critical as their speed. In this paper, we first explore options for building high speed opto-electronic links and discuss the power characteristics of different link components. Then, we propose circuit and network mechanisms that can realize power-aware optical links - links whose power consumption can be tuned dynamically in response to changes in network traffic. Finally, we incorporate power-control policies along with the power characterization of link circuitry into a detailed network simulator to evaluate the performance cost and power savings of building power-aware opto-electronic networked systems. Simulation results show that more than 75% savings in power consumption can be achieved with the proposed power-aware opto-electronic network.
AB - As microprocessors become increasingly interconnected, the power consumed by the interconnection network can no longer be ignored. Moreover, with demand for link bandwidth increasing, optical links are replacing electrical links in inter-chassis and inter-board environments. As a result, the power dissipation of optical links is becoming as critical as their speed. In this paper, we first explore options for building high speed opto-electronic links and discuss the power characteristics of different link components. Then, we propose circuit and network mechanisms that can realize power-aware optical links - links whose power consumption can be tuned dynamically in response to changes in network traffic. Finally, we incorporate power-control policies along with the power characterization of link circuitry into a detailed network simulator to evaluate the performance cost and power savings of building power-aware opto-electronic networked systems. Simulation results show that more than 75% savings in power consumption can be achieved with the proposed power-aware opto-electronic network.
UR - http://www.scopus.com/inward/record.url?scp=28544439388&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=28544439388&partnerID=8YFLogxK
U2 - 10.1109/HPCA.2005.15
DO - 10.1109/HPCA.2005.15
M3 - Conference contribution
AN - SCOPUS:28544439388
SN - 0769522750
T3 - Proceedings - International Symposium on High-Performance Computer Architecture
SP - 120
EP - 131
BT - Proceedings - 11th International Symposium on High-Performance Computer Architecture, HPCA-11 2005
T2 - 11th International Symposium on High-Performance Computer Architecture, HPCA-11 2005
Y2 - 12 February 2005 through 16 February 2005
ER -