Exploiting parallelism and structure to accelerate the simulation of chip multi-processors

David A. Penry, Daniel Fay, David Hodgdon, Ryan Wells, Graham Schelle, David I. August, Dan Connors

Research output: Chapter in Book/Report/Conference proceedingConference contribution

60 Scopus citations

Abstract

Simulation is an important means of evaluating new microarchitectures. Current trends toward chip multi-processors (CMPs) try the ability of designers to develop efficient simulators. CMP simulation speed can be improved by exploiting parallelism in the CMP simulation model. This may be done by either running the simulation on multiple processors or by integrating multiple processors into the simulation to replace simulated processors. Doing so usually requires tedious manual parallelization or re-design to encapsulate processors. Both problems can be avoided by generating the simulator from a concurrent, structural model of the CMP. Such a model not only resembles hardware, making it easy to understand and use, but also provides sufficient information to automatically parallelize the simulator without requiring manual model changes. Furthermore, individual components of the model such as processors may be replaced with equivalent hardware without requiring repartitioning. This paper presents techniques to perform automated simulator parallelization and hardware integration for CMP structural models. We show that automated parallelization can achieve an 7.60 speedup for a 16-processor CMP model on a conventional 4-processor shared-memory multiprocessor. We demonstrate the power of hardware integration by integrating eight hardware PowerPC cores into a CMP model, achieving a speedup of up to 5.82.

Original languageEnglish (US)
Title of host publicationProceedings - Twelfth International Symposium on High-Performance Computer Architecture, 2006
Pages27-38
Number of pages12
DOIs
StatePublished - Sep 26 2006
EventTwelfth International Symposium on High-Performance Computer Architecture, 2006 - Austin, TX, United States
Duration: Feb 11 2006Feb 15 2006

Publication series

NameProceedings - International Symposium on High-Performance Computer Architecture
Volume2006
ISSN (Print)1530-0897

Other

OtherTwelfth International Symposium on High-Performance Computer Architecture, 2006
CountryUnited States
CityAustin, TX
Period2/11/062/15/06

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Exploiting parallelism and structure to accelerate the simulation of chip multi-processors'. Together they form a unique fingerprint.

Cite this