Dynamically reconfigurable architecture for fault-tolerant 2D networks-on-chip

Poona Bahrebar, Azarakhsh Jalalvand, Dirk Stroobandt

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Abstract

With the increasing device scaling in the semiconductor technology, the necessity for designing robust and efficient Networks-on-Chip (NoCs) is more pronounced. The rerouting approach which is employed in most of the fault-tolerant methods causes the network performance to degrade considerably due to taking longer paths and creating hotspots around the faults. In this paper, a dynamically reconfigurable technique is proposed to target fault-tolerance and minimal routing in a unified manner. To accomplish this goal, the router architecture is modified to enable the frequently communicating nodes to bypass the faulty router and communicate through shorter paths. Thus, not only the rerouting is minimized, the connectivity of the network is maintained in the vicinity of faults. The experimental results validate the performance and reliability of the proposed technique with a small hardware overhead.

Original languageEnglish (US)
Title of host publication2017 26th International Conference on Computer Communications and Networks, ICCCN 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509029914
DOIs
StatePublished - Sep 14 2017
Externally publishedYes
Event26th International Conference on Computer Communications and Networks, ICCCN 2017 - Vancouver, Canada
Duration: Jul 31 2017Aug 3 2017

Publication series

Name2017 26th International Conference on Computer Communications and Networks, ICCCN 2017

Conference

Conference26th International Conference on Computer Communications and Networks, ICCCN 2017
Country/TerritoryCanada
CityVancouver
Period7/31/178/3/17

All Science Journal Classification (ASJC) codes

  • Artificial Intelligence
  • Computer Networks and Communications
  • Software
  • Management of Technology and Innovation
  • Information Systems and Management
  • Safety, Risk, Reliability and Quality
  • Media Technology
  • Control and Optimization

Keywords

  • Deadlock
  • Fault-tolerant routing methods
  • Minimal paths
  • Network-on-Chip (NoC)
  • Reconfiguration

Fingerprint

Dive into the research topics of 'Dynamically reconfigurable architecture for fault-tolerant 2D networks-on-chip'. Together they form a unique fingerprint.

Cite this