### Abstract

The authors provide necessary and sufficient conditions for a path to be true in the floating mode of operation. Static cosensitization is introduced as a necessary condition, which allows one to avoid the problem of identifying false paths as responsible for delay. The results are extended to determine the truth or falsity of entire sets of paths simultaneously by expressing them in terms of the testability of a multifault in an ENF (equivalent normal form) expression. This result is applied directly to an unmodified multilevel circuit. Because the circuits that are most troublesome for false-path-eliminating static timing analyzers are those with millions of paths, and in particular millions of longest paths, the ability to handle entire sets of paths simultaneously results in a very efficient delay computation procedure. This is demonstrated by the results from a preliminary implementation of the algorithm.

Original language | English (US) |
---|---|

Title of host publication | 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers |

Publisher | Publ by IEEE |

Pages | 176-179 |

Number of pages | 4 |

ISBN (Print) | 0818621575 |

State | Published - Dec 1 1992 |

Externally published | Yes |

Event | 1991 IEEE International Conference on Computer-Aided Design - ICCAD-91 - Santa Clara, CA, USA Duration: Nov 11 1991 → Nov 14 1991 |

### Other

Other | 1991 IEEE International Conference on Computer-Aided Design - ICCAD-91 |
---|---|

City | Santa Clara, CA, USA |

Period | 11/11/91 → 11/14/91 |

### All Science Journal Classification (ASJC) codes

- Engineering(all)

## Fingerprint Dive into the research topics of 'Delay computation in combinational logic circuits: Theory and algorithms'. Together they form a unique fingerprint.

## Cite this

*1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers*(pp. 176-179). Publ by IEEE.