Coverage-based trace signal selection for fault localisation in post-silicon validation

Charlie Shucheng Zhu, Georg Weissenbacher, Sharad Malik

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

Post-silicon validation is the time-consuming process of detecting and diagnosing defects in prototype silicon. It targets electrical and functional defects that escaped detection during pre-silicon verification. While the at-speed execution of test scenarios facilitates a higher test coverage than pre-silicon simulation, this comes at the cost of limited observability of signals in the integrated circuit. This limitation complicates the localisation of the cause underlying a defect. Trace buffers, designed to store a limited execution history, partially alleviate but do not entirely remedy the problem. Since trace buffers typically record only a small fraction of the system state over at most a few thousand cycles, their utility is contingent on the cautious selection of traced signals. This paper presents a technique for the automated selection of trace signals. While the aim of existing selection strategies is typically to enable the (early) detection of defects or to maximise the recoverable state information, our objective is to facilitate the subsequent automated localisation of faults using consistency-based diagnosis. To this end, we use integer linear programming and automated test pattern generation to identify a subset of state signals through which potential failures are likely to propagate. We demonstrate that our technique complements our previous work on SAT-based fault localisation using backbones. In that context, we evaluate the utility of our results on two OpenCores designs. We show that for this purpose, our technique generates a better selection of trace signals than a related approach recently presented by Yang and Touba.

Original languageEnglish (US)
Title of host publicationHardware and Software
Subtitle of host publicationVerification and Testing - 8th International Haifa Verification Conference, HVC 2012, Revised Selected Papers
Pages132-147
Number of pages16
DOIs
StatePublished - Aug 1 2013
Event8th International on Hardware and Software: Verification and Testing, HVC 2012 - Haifa, Israel
Duration: Nov 6 2012Nov 8 2012

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume7857 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other8th International on Hardware and Software: Verification and Testing, HVC 2012
CountryIsrael
CityHaifa
Period11/6/1211/8/12

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint Dive into the research topics of 'Coverage-based trace signal selection for fault localisation in post-silicon validation'. Together they form a unique fingerprint.

  • Cite this

    Zhu, C. S., Weissenbacher, G., & Malik, S. (2013). Coverage-based trace signal selection for fault localisation in post-silicon validation. In Hardware and Software: Verification and Testing - 8th International Haifa Verification Conference, HVC 2012, Revised Selected Papers (pp. 132-147). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 7857 LNCS). https://doi.org/10.1007/978-3-642-39611-3-16