COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance

Bharat P. Dave, Niraj Kumar Jha

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, cost and reliability goals. In this paper, we address the problem of hardware-software co-synthesis of fault-tolerant real-time heterogeneous distributed embedded systems. Fault detection capability is imparted to the embedded system by adding assertion and duplicate-and-compare tasks to the task graph specification prior to cosynthesis. The reliability and availability of the architecture are evaluated during co-synthesis. Our algorithm allows the user to specify multiple types of assertions for each task. It uses the assertion or combination of assertions which achieves the required fault coverage without incurring too much overhead. We propose new methods to: 1) perform fault tolerance based task clustering 2) derive the best error recovery topology using a small number of extra processing elements, 3) exploit multi-dimensional assertions, and 4) share assertions to reduce the fault tolerance overhead. Our algorithm can tackle multirate systems commonly found in multimedia applications. Application of the proposed algorithm to several real-life telecom transport system examples shows its efficacy.

Original languageEnglish (US)
Title of host publicationDigest of Papers - 27th Annual International Symposium on Fault-Tolerant Computing, FTCS 1997
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages339-348
Number of pages10
ISBN (Electronic)0818678313, 9780818678318
DOIs
StatePublished - Jan 1 1997
Event27th Annual International Symposium on Fault-Tolerant Computing, FTCS 1997 - Seattle, United States
Duration: Jun 24 1997Jun 27 1997

Publication series

NameDigest of Papers - 27th Annual International Symposium on Fault-Tolerant Computing, FTCS 1997

Other

Other27th Annual International Symposium on Fault-Tolerant Computing, FTCS 1997
CountryUnited States
CitySeattle
Period6/24/976/27/97

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Hardware and Architecture
  • Software
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance'. Together they form a unique fingerprint.

  • Cite this

    Dave, B. P., & Jha, N. K. (1997). COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance. In Digest of Papers - 27th Annual International Symposium on Fault-Tolerant Computing, FTCS 1997 (pp. 339-348). [614108] (Digest of Papers - 27th Annual International Symposium on Fault-Tolerant Computing, FTCS 1997). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FTCS.1997.614108