TY - GEN
T1 - CIFER
T2 - 44th Annual IEEE Custom Integrated Circuits Conference, CICC 2023
AU - Chang, Ting Jung
AU - Li, Ang
AU - Gao, Fei
AU - Ta, Tuan
AU - Tziantzioulis, Georgios
AU - Ou, Yanghui
AU - Wang, Moyang
AU - Tu, Jinzheng
AU - Xu, Kaifeng
AU - Jackson, Paul J.
AU - Ning, August
AU - Chirkov, Grigory
AU - Orenes-Vera, Marcelo
AU - Agwa, Shady
AU - Yan, Xiaoyu
AU - Tang, Eric
AU - Balkind, Jonathan
AU - Batten, Christopher
AU - Wentzlaff, David
N1 - Funding Information:
This material is based on research sponsored by the Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA) under agreement No. FA8650-18-2-7852. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA) or the U.S. Government. : [1] A. Li et al. FPL, 2020, pp. 208-213 [2] F. Renzini et al. TCAS-I, vol. 67, no. 2, pp. 489-501, 2020 [3] M. Natsui et al. ISSCC, 2019, pp. 202-204 [4] P. D. Schiavone et al. TVLSI, vol. 29, no. 4, pp. 677-690, 2021 [5] S. K. Lee et al. JSSC, vol. 57, no. 2, pp. 639-650, 2022 [6] MicroChip PolarFire®, Embedded World Exhibition & Conference, 2019
Publisher Copyright:
© 2023 IEEE.
PY - 2023
Y1 - 2023
N2 - Embedded FPGAs (eFPGA) are increasingly being used in SoCs, enabling post-silicon hardware specialization. Existing CPU-eFPGA SoCs have three deficiencies. First, their low core count hinders efficient execution of thread-level-parallel workloads. Second, noncoherent or partially coherent CPU-eFPGA integration inhibits dynamic, random memory sharing. Third, the use of full-custom circuits makes proprietary eFPGAs technology-dependent, inflexible in physical layout, and lacking architectural customizability.
AB - Embedded FPGAs (eFPGA) are increasingly being used in SoCs, enabling post-silicon hardware specialization. Existing CPU-eFPGA SoCs have three deficiencies. First, their low core count hinders efficient execution of thread-level-parallel workloads. Second, noncoherent or partially coherent CPU-eFPGA integration inhibits dynamic, random memory sharing. Third, the use of full-custom circuits makes proprietary eFPGAs technology-dependent, inflexible in physical layout, and lacking architectural customizability.
UR - http://www.scopus.com/inward/record.url?scp=85160021485&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85160021485&partnerID=8YFLogxK
U2 - 10.1109/CICC57935.2023.10121294
DO - 10.1109/CICC57935.2023.10121294
M3 - Conference contribution
AN - SCOPUS:85160021485
T3 - Proceedings of the Custom Integrated Circuits Conference
BT - 2023 IEEE Custom Integrated Circuits Conference, CICC 2023 - Proceedings
PB - Institute of Electrical and Electronics Engineers Inc.
Y2 - 23 April 2023 through 26 April 2023
ER -