Skip to main navigation
Skip to search
Skip to main content
Princeton University Home
Help & FAQ
Home
Profiles
Research units
Facilities
Projects
Research output
Press/Media
Search by expertise, name or affiliation
Behavioral synthesis for low power
Anand Raghunathan
,
Niraj K. Jha
Electrical and Computer Engineering
Princeton Language and Intelligence (PLI)
Research output
:
Contribution to conference
›
Paper
›
peer-review
71
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Behavioral synthesis for low power'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Computer Science
Allocation Method
100%
Conditional Branch
100%
High Level Synthesis
100%
Low Power Consumption
100%
Pipelining
100%
Power Consumption
100%
Power Dissipation
100%
Keyphrases
Allocation Method
33%
Behavioral Synthesis
100%
CMOS Circuits
33%
Conditional Branch
33%
Controller
33%
High-level Synthesis
33%
Low Power
33%
Low Power Circuits
33%
Low Power Consumption
33%
Power Consumption
33%
Power Dissipation
33%
Synthesis for Low Power
100%
Synthesis Methods
66%
Synthesis System
33%