Abstract
In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.
Original language | English (US) |
---|---|
Pages (from-to) | 159-167 |
Number of pages | 9 |
Journal | IEEE Transactions on Nanotechnology |
Volume | 4 |
Issue number | 2 |
DOIs | |
State | Published - Mar 2005 |
All Science Journal Classification (ASJC) codes
- Computer Science Applications
- Electrical and Electronic Engineering
Keywords
- Nanopipelining
- Nanotechnology
- RTD-based circuits and architectures
- Resonant-tunneling diodes (RTDs)