An algorithm for nanopipelining of RTD-based circuits and architectures

Pallav Gupta; Niraj K. Jha

doi:10.1109/TNANO.2004.842069

An algorithm for nanopipelining of RTD-based circuits and architectures

Pallav Gupta, Niraj K. Jha

Research output: Contribution to journal › Article › peer-review

16 Scopus citations

Abstract

In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.

Original language	English (US)
Pages (from-to)	159-167
Number of pages	9
Journal	IEEE Transactions on Nanotechnology
Volume	4
Issue number	2
DOIs	https://doi.org/10.1109/TNANO.2004.842069
State	Published - Mar 2005

All Science Journal Classification (ASJC) codes

Computer Science Applications
Electrical and Electronic Engineering

Keywords

Nanopipelining
Nanotechnology
RTD-based circuits and architectures
Resonant-tunneling diodes (RTDs)

Access to Document

10.1109/TNANO.2004.842069

Cite this

@article{fb16d6ee9a384996bbfde12352c199a7,

title = "An algorithm for nanopipelining of RTD-based circuits and architectures",

abstract = "In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.",

keywords = "Nanopipelining, Nanotechnology, RTD-based circuits and architectures, Resonant-tunneling diodes (RTDs)",

author = "Pallav Gupta and Jha, {Niraj K.}",

note = "Funding Information: Manuscript received May 18, 2004; revised September 17, 2004. This work was supported in part by the National Science Foundation under Grant CCR-0303789. The authors are with the Department of Electrical Engineering, Princeton University, Princeton, NJ 08544 USA (e-mail: [email protected]; [email protected]). Digital Object Identifier 10.1109/TNANO.2004.842069",

year = "2005",

month = mar,

doi = "10.1109/TNANO.2004.842069",

language = "English (US)",

volume = "4",

pages = "159--167",

journal = "IEEE Transactions on Nanotechnology",

issn = "1536-125X",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - An algorithm for nanopipelining of RTD-based circuits and architectures

AU - Gupta, Pallav

AU - Jha, Niraj K.

N1 - Funding Information: Manuscript received May 18, 2004; revised September 17, 2004. This work was supported in part by the National Science Foundation under Grant CCR-0303789. The authors are with the Department of Electrical Engineering, Princeton University, Princeton, NJ 08544 USA (e-mail: [email protected]; [email protected]). Digital Object Identifier 10.1109/TNANO.2004.842069

PY - 2005/3

Y1 - 2005/3

N2 - In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.

AB - In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.

KW - Nanopipelining

KW - Nanotechnology

KW - RTD-based circuits and architectures

KW - Resonant-tunneling diodes (RTDs)

UR - http://www.scopus.com/inward/record.url?scp=15844366979&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=15844366979&partnerID=8YFLogxK

U2 - 10.1109/TNANO.2004.842069

DO - 10.1109/TNANO.2004.842069

M3 - Article

AN - SCOPUS:15844366979

SN - 1536-125X

VL - 4

SP - 159

EP - 167

JO - IEEE Transactions on Nanotechnology

JF - IEEE Transactions on Nanotechnology

IS - 2

ER -

An algorithm for nanopipelining of RTD-based circuits and architectures

Abstract

All Science Journal Classification (ASJC) codes

Keywords

Access to Document

Other files and links

Fingerprint

Cite this