TY - GEN
T1 - AI-Enabled Design Space Discovery and End-to-End Synthesis for RFICs with Reinforcement Learning and Inverse Methods Demonstrating mm-Wave/sub-THz PAs between 30 and 120GHz
AU - Zhou, Jonathan
AU - Karahan, Emir Ali
AU - Ghozzy, Sherif
AU - Liu, Zheng
AU - Jalili, Hossein
AU - Sengupta, Kaushik
N1 - Publisher Copyright:
© 2025 IEEE.
PY - 2025
Y1 - 2025
N2 - This paper presents an AI-enabled algorithmic flow for architecture discovery, circuit topology and parameter optimization for RFICs, particularly exploring design spaces beyond human intuition. RF and mmWave IC design is a complex iterative design process that involves co-design of circuits and electromagnetics (EM), including matching networks (MN), combiners, splitters, hybrids, baluns, switches, diplexers, beamforming networks, antennas, and the like. Design of such high-frequency circuits and EM structures has historically relied on intuitive and analytical approaches with starting template architectures. However, there is no reason to believe that such pre-selected topologies are close to achieving the optimal performance in the space of all possible circuit and EM topologies. Consider the design of a typical RFIC, such as a mmWave PA illustrated in Fig. 25.3.1. The design decision typically starts from output power requirements that determine the transistor sizes given the supply voltage. For efficient generation of high output power that requires a very high impedance transformation ratio, power combining may be necessary. Optimizing power combining and MN design is done through a series of trial-and-error processes taking losses, size and bandwidth into account. This iterative process is repeated for driver cells, inter-stage matching, and input splitters, and again with extracted layouts and EM simulations. This approach not only limits the design space to a small set of pre-fixed templates, but the design time can also be significant. Here, we propose an approach for an algorithmic design flow for RF/mmWave ICs, that allows: 1) architecture selection, circuit topology and parameter optimization, and inverse EM synthesis in a nonintuitive design space, and 2) drastic reduction of total design time by eliminating unnecessary iterative design processes. We demonstrate this methodology for a broadband mmWave and sub-THz PA, spanning 34-to-70GHz with peak Psat of 21.2dBm, PAEmax of 26%, and a 100-to-120GHz sub-THz PA with peak Psat of 12.6dBm. Compared to prior works on optimizing circuit parameters with simulation based analog low-frequency circuits [1,2] or passive synthesis with human-designed architecture and circuits [3], this is the first work that demonstrates an end-to-end RFIC AI-enabled synthesis with both active and passive optimization, and from specifications to layout with fabricated and measured results.
AB - This paper presents an AI-enabled algorithmic flow for architecture discovery, circuit topology and parameter optimization for RFICs, particularly exploring design spaces beyond human intuition. RF and mmWave IC design is a complex iterative design process that involves co-design of circuits and electromagnetics (EM), including matching networks (MN), combiners, splitters, hybrids, baluns, switches, diplexers, beamforming networks, antennas, and the like. Design of such high-frequency circuits and EM structures has historically relied on intuitive and analytical approaches with starting template architectures. However, there is no reason to believe that such pre-selected topologies are close to achieving the optimal performance in the space of all possible circuit and EM topologies. Consider the design of a typical RFIC, such as a mmWave PA illustrated in Fig. 25.3.1. The design decision typically starts from output power requirements that determine the transistor sizes given the supply voltage. For efficient generation of high output power that requires a very high impedance transformation ratio, power combining may be necessary. Optimizing power combining and MN design is done through a series of trial-and-error processes taking losses, size and bandwidth into account. This iterative process is repeated for driver cells, inter-stage matching, and input splitters, and again with extracted layouts and EM simulations. This approach not only limits the design space to a small set of pre-fixed templates, but the design time can also be significant. Here, we propose an approach for an algorithmic design flow for RF/mmWave ICs, that allows: 1) architecture selection, circuit topology and parameter optimization, and inverse EM synthesis in a nonintuitive design space, and 2) drastic reduction of total design time by eliminating unnecessary iterative design processes. We demonstrate this methodology for a broadband mmWave and sub-THz PA, spanning 34-to-70GHz with peak Psat of 21.2dBm, PAEmax of 26%, and a 100-to-120GHz sub-THz PA with peak Psat of 12.6dBm. Compared to prior works on optimizing circuit parameters with simulation based analog low-frequency circuits [1,2] or passive synthesis with human-designed architecture and circuits [3], this is the first work that demonstrates an end-to-end RFIC AI-enabled synthesis with both active and passive optimization, and from specifications to layout with fabricated and measured results.
UR - http://www.scopus.com/inward/record.url?scp=105000821905&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=105000821905&partnerID=8YFLogxK
U2 - 10.1109/ISSCC49661.2025.10904600
DO - 10.1109/ISSCC49661.2025.10904600
M3 - Conference contribution
AN - SCOPUS:105000821905
T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference
BT - 2025 IEEE International Solid-State Circuits Conference, ISSCC 2025
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 72nd IEEE International Solid-State Circuits Conference, ISSCC 2025
Y2 - 16 February 2025 through 20 February 2025
ER -