Accurate leakage/delay estimation for FinFET standard cells under PVT variations using the response surface methodology

Sourindra M. Chaudhuri, Prateek Mishra, Niraj K. Jha

Research output: Contribution to journalArticle

Abstract

Among different multi-gate transistors, FinFETs and Trigate FETs have set themselves apart as the most promising candidates for the upcoming 22nm technology node and beyond owing to their superior device performance, lower leakage power consumption, and cost-effective fabrication process. Innovative circuit design and optimization techniques will be required to harness the power of multi-gate transistors, which in turn will depend on accurate leakage and timing characterization of these devices under spatial and environmental variations. Hence, in order to aid circuit designers, we present accurate analytical models using central composite rotatable design (CCRD) based on response surface methodology (RSM) to estimate the leakage current and delay of FinFET standard cells under the effect of variations in gate length (LG), fin thickness (TSI), gate-oxide thickness (Tox), gate-workfunction (Φg), supply voltage (VDD), and temperature (T). To the best of our knowledge, this is the first such attempt to develop analytical models for leakage/delay estimation of FinFET logic gates. To derive these models, we employ TCAD device simulations of adjusted 2D device cross sections that have been shown to track TCAD device simulations of 3D device behavior within a 1-3% error range. This drastically reduces the CPU time of our modeling technique (by several orders of magnitude) without much loss in accuracy. We present analytical leakage and delay models for different sizes and logic styles (e.g., shorted-gate (SG) and independent-gate (IG) FinFETs at the 22nm technology node). Both leakage and delay estimates derived from the analytical models are in close agreement with quasi-Monte Carlo (QMC) simulation results (QMC simulations track the accuracy of Monte Carlo simulations, but are several orders of magnitude faster) obtained for different adjusted-2D logic gates with a root mean square error (RMSE) in the 0.23%-5.87% range.

Original languageEnglish (US)
Article numberA19
JournalACM Journal on Emerging Technologies in Computing Systems
Volume11
Issue number2
DOIs
StatePublished - Oct 1 2014

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Keywords

  • FinFETs
  • Leakage/delay models
  • Non-planar devices

Fingerprint Dive into the research topics of 'Accurate leakage/delay estimation for FinFET standard cells under PVT variations using the response surface methodology'. Together they form a unique fingerprint.

  • Cite this