A quantitative comparison of reconfigurable, tiled, and conventional architectures on bit-level computation

David Wentzlaff, Anant Agarwal

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

General purpose computing architectures are being called on to work on a more diverse application mix every day. This has been fueled by the need for reduced time to market and economies of scale that are the hallmarks of software on general purpose microprocessors. As this application mix expands, application domains such as bit-level computation, which has primarily been the domain of ASICs and FPGAs, will need to be effectively handled by general purpose hardware. Examples of bit-level applications include Ethernet framing, forward error correction encoding/decoding, and efficient state machine implementation. In this work [2] we compare how differing computational structures such as ASICs, FPGAs, tiled architectures, and superscalar microprocessors are able to compete on bit-level communication applications. A quantitative comparison in terms of absolute performance and performance per area will be presented. These results show that although modest gains (2-3x) in absolute performance can be achieved when using FPGAs versus tuned microprocessor implementations, it is the significantly larger gains (2-3 orders of magnitude) that can be achieved in performance per area that will motivate work on supporting bit-level computation in a general purpose fashion in the future.

Original languageEnglish (US)
Title of host publicationProceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004
EditorsJ. Arnold, K.L. Pocek
Pages289-290
Number of pages2
DOIs
StatePublished - 2004
Externally publishedYes
EventProceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004 - Napa, CA, United States
Duration: Apr 20 2004Apr 23 2004

Publication series

NameProceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004

Other

OtherProceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004
CountryUnited States
CityNapa, CA
Period4/20/044/23/04

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'A quantitative comparison of reconfigurable, tiled, and conventional architectures on bit-level computation'. Together they form a unique fingerprint.

  • Cite this

    Wentzlaff, D., & Agarwal, A. (2004). A quantitative comparison of reconfigurable, tiled, and conventional architectures on bit-level computation. In J. Arnold, & K. L. Pocek (Eds.), Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004 (pp. 289-290). (Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004). https://doi.org/10.1109/FCCM.2004.7