A Procedure for Placement of Standard-Cell VLSI Circuits

Alfred E. Dunlop, Brian W. Kernighan

Research output: Contribution to journalArticle

250 Scopus citations

Abstract

This paper describes a method of automatic placement for standard cells (polycells) that yields areas within 10–20 percent of careful hand placements. The method is based on graph partitioning to identify groups of modules that ought to be close to each other, and a technique for properly accounting for external connections at each level of partitioning. The placement procedure is in production use as part of an automated design system; it has been used in the design of more than 40 chips, in CMOS, NMOS, and bipolar technologies.

Original languageEnglish (US)
Pages (from-to)92-98
Number of pages7
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume4
Issue number1
DOIs
StatePublished - Jan 1 1985
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A Procedure for Placement of Standard-Cell VLSI Circuits'. Together they form a unique fingerprint.

  • Cite this