A power model for routers: Modeling alpha 21364 and InfiniBand routers

Hang Sheng Wang; Li Shiuan Peh; Sharad Malik

doi:10.1109/MM.2003.1179895

A power model for routers: Modeling alpha 21364 and InfiniBand routers

Hang Sheng Wang, Li Shiuan Peh, Sharad Malik

Research output: Contribution to journal › Article › peer-review

67 Scopus citations

Abstract

An architectural-level power model for interconnection network routers was developed. The model was applicable to a diverse range of router microarchitectures in on-chip, chip-to-chip and board-to-board networks. Experimental results showed that buffers were the largest power hog in routers and arbiter power was negligible under high network load. The model allowed researchers and designers to factor in power estimates when exploring different architectural tradeoffs.

Original language	English (US)
Pages (from-to)	26-35
Number of pages	10
Journal	IEEE Micro
Volume	23
Issue number	1
DOIs	https://doi.org/10.1109/MM.2003.1179895
State	Published - Jan 2003

All Science Journal Classification (ASJC) codes

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/MM.2003.1179895

Cite this

@article{e658cb443cf6473487fb27f78c6c8af6,

title = "A power model for routers: Modeling alpha 21364 and InfiniBand routers",

abstract = "An architectural-level power model for interconnection network routers was developed. The model was applicable to a diverse range of router microarchitectures in on-chip, chip-to-chip and board-to-board networks. Experimental results showed that buffers were the largest power hog in routers and arbiter power was negligible under high network load. The model allowed researchers and designers to factor in power estimates when exploring different architectural tradeoffs.",

author = "Wang, {Hang Sheng} and Peh, {Li Shiuan} and Sharad Malik",

year = "2003",

month = jan,

doi = "10.1109/MM.2003.1179895",

language = "English (US)",

volume = "23",

pages = "26--35",

journal = "IEEE Micro",

issn = "0272-1732",

publisher = "IEEE Computer Society",

number = "1",

}

TY - JOUR

T1 - A power model for routers

T2 - Modeling alpha 21364 and InfiniBand routers

AU - Wang, Hang Sheng

AU - Peh, Li Shiuan

AU - Malik, Sharad

PY - 2003/1

Y1 - 2003/1

N2 - An architectural-level power model for interconnection network routers was developed. The model was applicable to a diverse range of router microarchitectures in on-chip, chip-to-chip and board-to-board networks. Experimental results showed that buffers were the largest power hog in routers and arbiter power was negligible under high network load. The model allowed researchers and designers to factor in power estimates when exploring different architectural tradeoffs.

AB - An architectural-level power model for interconnection network routers was developed. The model was applicable to a diverse range of router microarchitectures in on-chip, chip-to-chip and board-to-board networks. Experimental results showed that buffers were the largest power hog in routers and arbiter power was negligible under high network load. The model allowed researchers and designers to factor in power estimates when exploring different architectural tradeoffs.

UR - http://www.scopus.com/inward/record.url?scp=0037225560&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0037225560&partnerID=8YFLogxK

U2 - 10.1109/MM.2003.1179895

DO - 10.1109/MM.2003.1179895

M3 - Article

AN - SCOPUS:0037225560

SN - 0272-1732

VL - 23

SP - 26

EP - 35

JO - IEEE Micro

JF - IEEE Micro

IS - 1

ER -

A power model for routers: Modeling alpha 21364 and InfiniBand routers

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this